THIS PAGE IS INSERTED BY OIPE SCANNING AND IS NOT PART OF THE OFFICIAL RECORD

Best Available Images

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

BLACK BORDERS

TEXT CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT

BLURRY OR ILLEGIBLE TEXT


SKEWED/SLANTED IMAGES


COLORED PHOTOS HAVE BEEN RENDERED INTO BLACK AND WHITE

VERY DARK BLACK AND WHITE PHOTOS

UNDECIPHERABLE GRAY SCALE DOCUMENTS

IMAGES ARE THE BEST AVAILABLE COPY. AS RESCANNING WILL NOT CORRECT IMAGES, PLEASE DO NOT REPORT THE IMAGES TO THE PROBLEM IMAGE BOX.












FIG. 6

I.P. DATA RECORDER
















FIG. 11 PROTOCOL CONVERTER







SST COMPACT FLASH BLOCK DIAGRAM











MPC855T-66MHz PROCESSOR CONTROL MEMORY CONTROL SIGNALS WEO#/BSBO# WEO/BS_BO/IORD WE1/BS_B1/IOWR WE1#/BSB1# 12 MATEN WE2#/BSB2# WE3#/BSB3# WE2/BS_B2/PCOE WE3/BS_B3/PCWE 33 OHM, EXB-8V GPL_AO#_ GPL_AO/GPL_BO/CSO _A1#_ PROCESSOR GPL_A1/GPL_B1/CS1 ADDRESS BUS GPL_A2/GPL_B2/CS2 GPL_A3/GPL_B3/CS3 ADDR[31-0] ADDR31 ADDR3 AO PROCESSOR **A31** ADDRO Mrziski Annoit CS2#_ **CS2** CLOCKOUT CLKOUT OP3/MODCK2/DSDO OP2/MODCK1/STS MODCK2 SCH A SH.3

Fg. 160







Power input Memory Annoy Processon 8 12 A

CONTROL MICROPROCESSOR	
MPC855T-66MHz	
PD3/MII_TXD1	PD4/MII_TXD2
PD5/MII_TXD3	
PD7/MII_RX_ERR	PD8/MII_RX_CLK
PD9/MII_TXD0	PD10/MII_RXD0
PD11/MII_TX_ER	
PD13/L1TSYNCB/MII_RXD1	PD12/L1SYNCB/MIL_MDC PD14/L1RSYNCA/MIL_RXD2
PD15/L1TSYNCA/MII_RXD3	MII_CRS
MII_MDIO	
MII_COL	MII_TX_EN
	IRQ7/MIL_TX_CLK
	·
PB23/SMSYN1/SDACK1	
PA15/RXD1	
PA14/TXD1	
·	
	PA7/CLK1/TIN1/L1RCLKA/BRG01
PA6/CLK2/TOUT1/BRGCLK1	DAE /OLIZ /THIS /LATOLIZ /ODG
PA4/CLK4/TOUT2	PA3/CLK5/TIN3/BGROUT3
PA2/CLK6/TOUT3/L1RCLK/BRGCLK2	
PAO/CLKB/TOUT4/L1TCLKB	PA1/CLK7/TIN4/BGRQ4
]

SCH A SH.6 +




AND POWER TAP INTERFACE 125 Mrs. off. Andre





Michigany Appendy Proce 550a RAFT


MERIORY

SCH A SH.8_











SCH B SH.3 (VIDEO ENCODER)




SCH B SH.4 (VIDEO ENCODER)


+




SCH B SH.5 (VIDEO ENCODER)

+






SCH B SH.6 (VIDEO ENCODER)




+



MPC855T-66MHz PROCESSOR CONTROL MEMORY CONTROL SIGNALS WEO#/BSBO# WEO/BS_BO/IORD WE1#/BSB1# WE1/BS_B1/IOWR Applies And WE2#/BSB2# WE2/BS_B2/PCOE WE3/BS_B3/PCWE WE3#/BSB3# 33 OHM, EXB-BV GPL AD# GPL_AO/GPL_BO/CSO A1# GPI GPL_A1/GPL_ PROCESSOR ADDRESS BUS BI/CSI GP A3/GPE B2/CS2 B3/CS3 ADDR[31-0] ADDR31 AO ADDR3 PROCESSOR **A31** ADDRO C52# CS2 CLOCKOUT CLKOUT OP3/MODCK2/DSDO OP2/MODCK1/STS MODCK2 SCH B SH.11


Type Contraction




CONTROL MICROPROCESSOR MPC855T-66MHz SIROBEZ PD3/MII_TXD1 TXD2 PD5/MII_TXD3 RXDVPD7/MII_RX_ERR PD9/MII_TXD0 PD10/MII_RXD0 PD11/MII_TX_ER ZLISYNCB/MIL_MDC PD13/L1TSYNCB/MII_RXD1 TRSYNCA/MILEXD2 PD15/L1TSYNCA/MII_RXD3 CRS MII_MDIO TX_EN MII_COL RQ7/MIL TX_CLK PB23/SMSYN1/SDACK1 PA15/RXD1 PA14/TXD1 TIN1/L1RCLKA/BRG01 PA6/CLK2/TOUT1/BRGCLK1 PA4/CLK4/TOUT2 PA3 PA2/CLK6/TOUT3/L1RCLK/BRGCLK2 PA1 PAO/CLK8/TOUT4/L1TCLKB


10 m

SCH B SH.14





11271-121016







SCH B SH.16









Pala Bus AND TIMESMSE








<u> </u>			
	CONTROL MICROPROCESSOR MPC855T-66MHz PD3/MII_TXD1 PD5/MII_TXD3 PD7/MII_RX_ERR PD9/MII_TXD0 PD11/MII_TX_ER PD13/L1TSYNCB/MII_RXD1 PD15/L1TSYNCA/MII_RXD3 MII_MDIO MII_COL	PD8/MII_RX_CLK PD10/MII_RXD0 PD12/L1SYNCB/MII_MDC PD14/L1RSYNCA/MII_RXD2	MEE STRINGES
	PB23/SMSYN1/SDACK1 PA15/RXD1 PA14/TXD1		Processar
	PA6/CLK2/TOUT1/BRGCLK1 PA4/CLK4/TOUT2 PA2/CLK6/TOUT3/L1RCLK/BRGCLK2 PA0/CLK8/TOUT4/L1TCLKB	PA7/CLK1/TIN1/L1RCLKA/BRG01 PA5/CLK3/TIN2/L1TCLKA/BRG PA3/CLK5/TIN3/BGROUT3 PA1/CLK7/TIN4/BGRO4	Recorder


SCH C SH.5


Fig. 176 POWER ON RESET CITRCUIT +3.3V MAX708SCSA +3.3V VCC PORESET# 74LCX244 RST PFI RST GND PFO 74LCX244 +3.3V +3.3V **BOOTSWO BOOTSW1** DATAO HRESET# **BOOTSW4** 74LCX244 **BOOTSW5 BOOTSW7 BOOTSW8** 74LCX244 BOOTSW9 BOOTSW10 BOOTSW11 BOOTSW12 74LCX244 BOOTSW13 **BOOTSW14** "BOOT SWITCH" BUFFERS MODCK1 MODCK2 TO BOOT IN 4 MHZ MODE, MODCK1 = LOW MODCK2 = HIGH "BOOT" SWITCHES SCH C SH.6


+




SCH C SH.7









SCH C SH.10







SCH C SH.13